
# Property verification on traces

{emmanuel.gaudin,eric.brunel}@pragmadev.com



# PRAGMADEV







**PRESTO** 

#### **Project consortium**





























http://www.presto-embedded.eu/



# **Project objectives**


 imProvement of industrial Real time Embedded SysTems development prOcess

Early verification of functional and non-functional

properties

• V1 – verify that the system model (M) satisfies the properties (P).

- V2 verify that the system model (M) contains the traces (T) that have been monitored by observing the running system.
- V3 verify that the execution traces (T) conform to identified properties (P).



### Candidates to express properties

- Temporal logic
  - Ambiguous
  - Complex
- MSC Message Sequence Chart ITU-T standard
  - Simple
  - Poor to express properties
- Property Sequence Chart
  - Unambiguous
  - Simple (similar to MSC and UML Interactions)
- UML MARTE
  - Activities
  - Interactions (similar to MSC)



#### Concept

- Use the same type of diagram for:
  - Traces
  - Specification
  - Properties
- In order to easily verify the properties on the traces




#### **Traces**

Message Sequence Chart MSC ITU-T Z.120 international standard

#### **Execution traces:**

- Instances,
- States,
- Messages,
- Operation calls,
- · Semaphores,
- Timers,
- Actions.


Display of system time



# **Specification**

A specification is an expected behavior for the system.

- Sequence of events
- Alternatives and loops
- Time constraints




# **Property**


A way to express causality:


- If cause then effect
- If not cause then effect
- If cause then not effect
- If not cause then not effect

With simple annotations on the MSC.



### **Property Sequence Chart**







#### Tool:

# **PragmaDev Tracer**

- Free
- Windows, Solaris, Linux




#### **Main window**



#### **Editor / Tracer**


- Preview
- Expand / Collapse
- Filters
- Copy / Paste





# How to generate traces


- Model simulation (requires an executable model such as an SDL model)
- C macros for legacy code
  - Easy to insert in existing code
  - Easy to generate from a modeling tool
  - Write in a file or in a socket
  - File or socket can be read by the tracer
- MSC-PR, OTF, TTCN-3

#### Three levels of verification









#### **Use cases**

- Thales Communications & Security France
  - Software Defined Radio (SDR) system
  - TDMA MAC layer
- Thales Italy
  - Mobile Ad Hoc Network (MANET) in support of the Ultra-Wide Band (UWB) positioning system
  - Selected component: OLSR (Optimized Link State Routing) level-3 network protocol

Thales – France - SDR UCAAT 2014

